







# Clocking

## Single phase

single phase





2-phase  
non-overlapping





$\phi$  clk






launching clock:




clock skew  $\rightsquigarrow$  useful skew



Charge-sharing:




} Charge pumping.




(B)

(A)



combinational  
feedback.

# Single port register



① Add inverters : direction to read & write

→ write

→ read