

Precharge Logic


+

Retiming

NAND-OR


$$\neg(a \wedge b) \vee c \quad \overline{ab} + c$$



$$\neg a \vee \neg b \vee c$$




XOR $(a, b) \quad (\neg a \wedge b) \vee (a \wedge \neg b)$


a, ¬a
b, ¬b






$$p \wedge q \rightsquigarrow \neg(p \wedge q) = \neg p \vee \neg q$$







pre-charge logic



dominant logic




half-staticizer
 staticize high only






Charge-sharing
 in precharge
 logic.


internal
 precharge
 transistors






n-p domino logic.




primary
input



primary
outputs





$$\delta(v) = \epsilon$$

$$\text{lag}(v)$$